

HC-05

V2.0 Bluetooth Module Datasheet

Document Type: HC-05
Document Version: V1.0
Release Date: Mar. 29. 2017

Shenzhen Feasycom Technology Co.,Ltd.

Telephone: 86-755-27924639

www.feasycom.com

Release Record

Version Number	Release Date	Comments
Revision 1.0	2017-03-29	First Release



1. INTRODUCTION

HC-05 is a fully integrated Bluetooth module that complies with Bluetooth 2.0 protocols(BR/EDR). It supports SPP profiles. It integrates Baseband controller in a small package (Integrated chip antenna), so the designers can have better flexibilities for the product shapes.

HC-05 can be communicated by UART port. With Feasycom's Bluetooth stack, Customers can easily transplant to their software. Please refer to Feasycom stack design guide.

1.1 Block Diagram




Figure 1

1.2 Feature

- ◆ Fully qualified Bluetooth 2.0/1.2/1.1
- ◆ Postage stamp sized form factor.
- ◆ Low power.
- ◆ Class 1.5 support(high output power)
- ◆ The default UART Baud rate is 115.2Kbps and can support from 1200bps up to 921Kbps,.
- ◆ UART, I²C,PCM / I²S data connection interfaces.
- ◆ Support the OTA upgrade(Optional).
- ◆ Bluetooth stack profiles support: SPP, HID, MAP

1.3 Application

- ◆ Smart Watch and Bluetooth Bracelet
- ◆ Health & Medical devices
- ◆ Wireless POS
- ◆ Measurement and monitoring systems
- ◆ Industrial sensors and controls
- ◆ Asset Tracking

2. GENERAL SPECIFICATION

General Specification	
Chipset	Realtek
Product	HC-05
Dimension	13mm x 26.9mm x 2mm
Bluetooth Specification	Bluetooth V2.0
Power Supply	3.3 Volt DC
Output Power	5.5 dBm
Sensitivity	-82dBm@0.1%BER
Frequency Band	2.402GHz -2.480GHz ISM band
Modulation	FHSS,GFSK,DPSK,DQPSK
Baseband Crystal OSC	40MHz
Hopping & channels	1600hops/sec, 1MHz channel space,79 Channels
RF Input Impedance	50 ohms
Antenna	Integrated chip antenna
Interface	Data: UART, I ² C, PCM / I ² S
Profile	SPP, MFI, MAP(optional),OTA(optional)
Temperature	-20°C to +70 °C
Humidity	10%~95% Non-Condensing
Environmental	RoHS Compliant

Table 1

3. PHYSICAL CHARACTERISTIC

HC-05 dimension is 26.9mm(L)x13mm(W)x2mm(H).




Figure 2: Package Dimensions (TOP VIEW)

4. PIN DEFINITION DESCRIPTIONS

* **Special tips:** PIO0,PIO1,PIO2,PIO3 I/O port for reuse.

When using the OTA function upgrade (air), please send the I/O mouth dangling;

If the I/O port to connect the MCU,

then set the MCU I/O ports for the input port or high impedance state.




Figure 3: PIN description

Pin	Pin Name	Pad Type	Description
1	UART_TX	CMOS output	UART data output
2	UART_RX	CMOS input	UART data input
3	UART_CTS	CMOS input	UART clear to send active low Alternative Function: Programmable input/output line
4	UART_RTS	CMOS output	UART request to send active low Alternative Function: Programmable input/output line
5	PCM_CLK	Bi-directional	Synchronous data clock
6	PCM_OUT	CMOS Output	Synchronous data output
7	PCM_IN	CMOS Input	Synchronous data input
8	PCM_SYNC	Bi-directional	Synchronous data Sync

9	Tran/AIO0	I/O	<p>Host MCU change UART transmission mode. (Default)</p> <p>If current UART transmission mode is command mode, one low pulse with 80ms duration low signal will change UART transmission mode to throughput mode, and another low pulse could change UART transmission mode back to command mode. Otherwise it will be set as high always.</p> <p>Alternative Function: Analogue programmable I/O line.</p>
10	Disc/AIO1	I/O	<p>Host MCU disconnect bluetooth. (Default)</p> <p>One low pulse with 80ms duration low signal to trigger bluetooth disconnection. Otherwise it will be set as high always.</p> <p>Alternative Function: Analogue programmable I/O line.</p>
11	RESET	CMOS input	Reset if low. Input debounced so must be low for >5ms to cause a reset.
12	VDD_3V3	VDD	Power supply voltage 3.3V
13	GND	VSS	Power Ground
14	BOOT0	Bi-directional	<p>The default is low. (internal 10K resistance drop)</p> <p>When writing to MCU when using the serial port, this pin is connected with the high level.</p>
15	NC	NC	NC
16	SWCLK	Bi-directional	Debugging through the clk line(Default)
17	SWDIO	Bi-directional	Debugging through the data line(Default)
18	NC	NC	NC
19	NC	NC	NC
20	NC	NC	NC
21	GND	VSS	Power Ground
22	GND	VSS	Power Ground
23	PIO0	I/O	<p>Programmable input/output line</p> <p>* The I/O port for reuse.</p>
24	PIO1	I/O	<p>Programmable input/output line</p> <p>* The I/O port for reuse.</p>
25	PIO2	I/O	<p>Programmable input/output line</p> <p>* The I/O port for reuse.</p>
26	PIO3	I/O	<p>Programmable input/output line</p> <p>* The I/O port for reuse.</p>
27	PIO4	I/O	<p>Programmable input/output line</p> <p>Alternative Function: BT Power Mode, low level in run mode, it will be set to high level when fall asleep.</p>
28	PIO5	I/O	With the use of the Pin 9.
29	PIO6	I/O	<p>Programmable input/output line</p> <p>Alternative Function: I²C CLK line (Default)</p>
30	PIO7	I/O	<p>Programmable input/output line</p> <p>Alternative Function: I²C DATA line (Default)</p>
31	PIO8	I/O	With the use of the Pin 10.

32	PIO9	I/O	Programmable input/output line Alternative Function: LED(Default)
33	PIO10	I/O	Programmable input/output line Alternative Function: BT Status(Default)
34	PIO11	I/O	Programmable input/output line

Table 2

5. Interface Characteristics

5.1 UART Interface

Four signals are used to implement the UART function. When HC-05 is connected to another digital device, UART_RX and UART_TX transfer data between the two devices. The remaining two signals, UART_CTS and UART_RTS, can be used to implement RS232 hardware flow control where both are active low indicators.

The interface consists of four-line connection as described in below:

Signal name	Driving source	Description
UART-TX	HC-05 module	Data from HC-05 module
UART-RX	Host	Data from Host
UART-RTS	HC-05 module	Request to send output of HC-05 module
UART-CTS	Host	Clear to send input of HC-05 module

Table 3

Default Data Format

Property	Possible Values
Baud Rate	115.2 Kbps
Flow Control	None
Data bit length	8bit
Parity	None
Number of Stop Bits	1

Table 4

5.2 I²C Interface

- ◆ Up to two I²C bus interfaces can support both master and slave mode with a frequency up to 400KHZ.
- ◆ Provide arbitration function, optional PEC(packet error checking) generation and checking.
- ◆ Supports 7-bit and 10-bit addressing mode and general call addressing mode.

The I²C interface is an internal circuit allowing communication with an external I²C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I²C module provides two data transfer rates: 100 kHz of standard mode or 400kHz of the fast mode. The I²C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I²C bus at the same time. A CRC-8 calculator is also provided in I²C interface to perform packet error checking for I²C data.

5.3 Analog to digital converter (ADC)

- ◆ 12-bit SAR ADC engine with up to 1 MSPS conversion rate
- ◆ Conversion range: VSSA to VDDA (2.6 to 3.6 V)
- ◆ Temperature sensor

One 12-bit 1 μ s multi-channel ADC is integrated in the device.

The conversion range is between $2.6\text{ V} < VDDA < 3.6\text{ V}$. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced usages. The ADC can be triggered from the events generated by the general-purpose timers (TMx) and the advanced-control timers (TM1) with internal connection.

The temperature sensor can be used to generate a voltage that varies linearly with temperature. Each device is factory-calibrated to improve the accuracy and the calibration data are stored in the system memory area.

5.4 PCM Interface Characteristics

The HC-05 supports a PCM digital audio interface that is used for transmitting digital audio/voice data to/from the Audio Codec. Features are supported as below

- ◆ Supports Master and Slave mode
- ◆ Programmable long/short Frame Sync
- ◆ Supports 8-bit A-law/ μ -law, and 13/16-bit linear PCM formats
- ◆ Supports sign-extension and zero-padding for 8-bit and 13-bit samples
- ◆ Supports padding of Audio Gain to 13-bit samples
- ◆ PCM Master Clock Output: 64, 128, 256, or 512kHz
- ◆ Supports SCO/ESCO link

5.4.1 PCM Format

FrameSync is the synchronizing function used to control the transfer of DAC_Data and ADC_Data. A Long FrameSync indicates the start of ADC_Data at the rising edge of FrameSync (Figure 3), and a Short FrameSync indicates the start of ADC_Data at the falling edge of FrameSync (Figure 4).




Figure 4: Long FrameSync




Figure 5: Short FrameSync

5.4.2 Sign Extension and Zero Padding for 8-Bit and 13-Bit Samples

For 16-bit linear PCM output, 3 or 8 unused bits may be sign extended/zero padded.




Figure 6: 16-Bit Output Data with 8-Bit PCM Sample Data and Sign Extension




Figure 7: 16-Bit Output Data with 8-Bit PCM Sample Data and Zero Padding




Figure 8: 16-Bit Output Data with 13-bit PCM Sample Data and Sign Extension

For 16-bit linear PCM output, 3-bit programmable audio gain value can be padded to 13-bit sample data.




Figure 9: 16-Bit Output Data with 13-bit PCM Sample Data and Audio Gain

5.4.3 PCM Interface Timing




Figure 10: PCM Interface (Long FrameSync)




Figure 11: PCM Interface (Short FrameSync)

Symbol	Description	Min.	Typ.	Max.	Unit
F_{BCLK}	Frequency of BCLK (Master)	64	-	512	kHz
$F_{FrameSync}$	Frequency of Frame Sync (Master)	-	8	-	kHz
F_{BCLK}	Frequency of BCLK (Slave)	64	-	512	kHz
$F_{FrameSync}$	Frequency of Frame Sync (Slave)	-	8	-	kHz
D	Data Size	8	8	16	bits
N	Number of Slots Per Frame	1	1	1	Slots

Table 5: PCM Interface Clock Specifications

Symbol	Description	Min.	Typ.	Max.	Unit
T _{BCLKH}	High Period of BCLK	980	-	-	ns
T _{BCLKL}	Low Period of BCLK	970	-	-	ns
T _{FrameSync_Delay}	Delay Time from BCLK High to Frame Sync High	-	-	75	ns
T _{BCLKD_OUT}	Delay Time from BCLK High to Valid DAC_Data	-	-	125	ns
T _{SETUPIN}	Set-up Time for ADC_Data Valid to BCLK Low	10	-	-	ns
T _{HOLDIN}	Hold Time for BCLK Low to ADC_Data Invalid	125	-	-	ns

Table 6: PCM Interface Timing

5.4.4 PCM Interface Signal Levels

The PCM signal level ranges from 1.8V to 3.3V.

6. RECOMMENDED TEMPERATURE REFLOW PROFILE

The re-flow profiles are illustrated in Figure 11 and Figure 12 below.

- Follow: IPC/JEDEC J-STD-020 C
- Condition:
 - Average ramp-up rate(217°C to peak):1~2°C/sec max.
 - Preheat:150~200C,60~180 seconds
 - Temperature maintained above 217°C:60~150 seconds
 - Time within 5°C of actual peak temperature:20~40 sec.
 - Peak temperature:250+0/-5°C or 260+0/-5°C
 - Ramp-down rate:3°C/sec.max.
 - Time 25°C to peak temperature:8 minutes max
 - Cycloe interval: 5 minus




Figure 12: Typical Lead-free Re-flow Solder Profile




Figure 13 : Typical Lead-free Re-flow

The soldering profile depends on various parameters according to the use of different solder and material. The data here is given only for guidance on solder re-flow.

HC-05 will withstand up to two re-flows to a maximum temperature of 245°C.

7. Reliability and Environmental Specification

7.1 Temperature test

Put the module in demo board which uses exit power supply, power on the module and connect to mobile. Then put the demo in the -20°C space for 1 hour and then move to +70°C space within 1minute, after 1 hour move back to -20°C space within1 minute. This is 1 cycle. The cycles are 32 times and the units have to pass the testing.

7.2 Vibration Test

The module is being tested without package. The displacement requests 1.5mm and sample is vibrated in three directions(X,Y,Z).Vibration frequency set as 0.5G , a sweep rate of 0.1 octave/min from 5Hz to 100Hz last for 90 minutes each direction. Vibration frequency set as 1.5G, a sweep rate of 0.25 octave/min from 100Hz to 500Hz last for 20 minutes each direction.

7.3 Desquamation test

Use clamp to fix the module, measure the pull of the component in the module, make sure the module's soldering is good.

7.4 Drop test

Free fall the module (condition built in a wrapper which can defend ESD) from 150cm height to cement ground, each side twice, total twelve times. The appearance will not be damaged and all functions OK.

7.5 Packaging information

After unpacking, the module should be stored in environment as follows:

- Temperature: 25°C ± 2°C
- Humidity: <60%
- No acidity, sulfur or chlorine environment

The module must be used in four days after unpacking.

8. Layout and Soldering Considerations

8.1 Soldering Recommendations


HC-05 is compatible with industrial standard reflow profile for Pb-free solders. The reflow profile used is dependent on the thermal mass of the entire populated PCB, heat transfer efficiency of the oven and particular type of solder paste used. Consult the datasheet of particular solder paste for profile configurations.

Feasycom will give following recommendations for soldering the module to ensure reliable solder joint and operation of the module after soldering. Since the profile used is process and layout dependent, the optimum profile should be studied case by case. Thus following recommendation should be taken as a starting point guide.

8.2 Layout Guidelines

It is strongly recommended to use good layout practices to ensure proper operation of the module. Placing copper or any metal near antenna deteriorates its operation by having effect on the matching properties. Metal shield around the antenna will prevent the radiation and thus metal case should not be used with the module. Use grounding vias separated max 3 mm apart at the edge of grounding areas to prevent RF penetrating inside the PCB and causing an unintentional resonator. Use GND vias all around the PCB edges.

The mother board should have no bare conductors or vias in this restricted area, because it is not covered by stop mask print. Also no copper (planes, traces or vias) are allowed in this area, because of mismatching the on-board antenna.



provide solid ground plane(s) as large as possible around ■ area

Figure 14: HC-05 Restricted Area

Following recommendations helps to avoid EMC problems arising in the design. Note that each design is unique and the following list do not consider all basic design rules such as avoiding capacitive coupling between signal lines. Following list is aimed to avoid EMC problems caused by RF part of the module. Use good consideration to avoid problems arising from digital signals in the design.

Ensure that signal lines have return paths as short as possible. For example if a signal goes to an inner layer through a via, always use ground vias around it. Locate them tightly and symmetrically around the signal vias. Routing of any sensitive signals should be done in the inner layers of the PCB. Sensitive traces should have a ground area above and under the line. If this is not possible, make sure that the return path is short by other means (for example using a ground line next to the signal line).

9. Application Schematic

